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Abstract 
Due to the advancement of CMOS technology, d~verse funct~ons are gettlng Integrated on 
an Integrated Clrcu~t (IC) leadlng to h~gh performance System on C h ~ p  (SOC) lmplementat~on 
At the same tlme the process sequence to bu~ld an IC IS becomlng very complex, demand~ng 
stringent process control to mlnlmlze the fluctuat~ons In the transrstor parameters The banslstor 
parameter fluctuat~ons due to the stat~stlcal nature of the underlying processes has a s~gn~ficant 
Impact on the y~eld Y~eld refers to the percentage work~ng chlps, satlsfy~ng the performance 
constraints Computer s~mulation methodology uslng vanous Computer A~ded Des~gn (CAD) 
techniques and Technology CAD (TCAD) tools for assessing the performance and the y~eld of 1Cs 
IS a key to the success of the IC manufactunng Industry, In terms of cost, and t~me at vanous phases 
of manufactunng 
We have used Integrated-System-Englneerlng (ISE) TCAD tool sulte In charactenz~ng ban- 
slstor mlsmatch of 100nm CMOS dev~ces We have first des~gned the best posstble 100nm nomlnal 
NMOSIPMOS devlces as per the speclficatlon of International Technology Roadmap for Sem~con- 
ductor (ITRS) The d~sposable spacer process techn~que IS used to obta~n the opt~mlzed translstor 
structure DIOS-ISE process s~mulator IS used to get the reallstlc translstor structure The phys~cal 
effects such as dop~ng and field dependence of mobil~ty, veloclty overshoot, channel carrler quan- 
tlzatlon, Band-To-Band-Tunnel~ng (BTBT), have been considered for the dev~ce s~mulat~on 
The Impact of ~mplant dose var~at~on  the l00nm CMOS lnvertcr performance IS charac- 
tenzed uslng mlxed-mode simulation The four Implant steps namely, pocket halo, Super-steep- 
Retrograde-Channel (SSRC), deep sourceldra~n (s/d), and shallow extension are vaned around 
the~r  espectlve nomrnal values A 3a varlatlon of &lo% IS assured around the nomlnal dose The 
Worst-Case-Analys~s (WCA) approach IS used to study the Inverter delay Ructuat~on at the process 
comers It IS observed that the varlatlon In Inverter delay IS h~ghly nonlinear wlth respect to the 
process vanatlon Further pocket halo and SSRC lmplants are found to have the greatest Impact on 
the dev~ce/circu~t parameter fluctuation A second order model has been denved uslng full factonal 
techn~que (3* expenments) to relate the dev~ce parameters such as threshold voltage, dram current 
to the Implant dose vanables Thls model enables us to obtaln the stat~st~cal d~smbut~on f various 
dev~ce parameters 
Then we have extended our study to characterize the IOOnm CMOS dev~ces In terms of 
all the const~tuent process steps that can result In vanab~l~ty We have used Dewgn-of-Experiment 
(DOE) and Response-Surface-Model~ng (RSM) techniques to handle the large Input parameter 
space We have first ~dentrfied 21 process parameters arlslng from dtfferent process steps If we 
use all 21 parameters for model~ng through convent~onal full factorla1 2L (for first order model- 
lng) or 3k (for second order modeling) expenmentatlon techn~que (k=2 l), the number becomes 
lmpract~cal to manage In order to get around t h ~ s  Issue, we have done DOE and expenmenta- 
tlon In 2 phases The first phase 1s the DOE based screenlng expenment uslng Plackett-Burman 
(PB) techn~que Here the first order model slrn~lar to the truncated Taylor's serres for 21 vanables 
has been fit to study the s~gn~ficance of ~ n d ~ v ~ d u a l  Input parameters The dr~ve  current, off state 
current, threshold voltage, and subthreshold slope in h e a r  and saturation reglon are chosen to be 
the output (dev~ce) parameters of Interest Four rounds of PB screenlng expenments, each w ~ t h  
28 runs, are conducted uslng ISE-TCAD tool Whlle performing the screening expenments, the 
levels of all Input process parameters except temperatures are vaned by *lO% (f 30) around then 
nom~nal value The temperature var~ables are vaned by &lO°C around the nominal value We 
have selected 10 top rank~ng parameters to contrnue our RSM study In order to check the valld~ty 
of lgnorlng 11 relatively ~ns~gnlficant vanables, we have performed Monte-Carlo (MC) study to 
obtaln the d~stnbutlon of output parameters as d functlon ofall 21 parameters as well as a funct~on 
of the top 10 rank~ng parameters The results of MC process/devlce slmulat~on study ensure the 
val~dlty of the screenlng experlment 
We have performed RSM of 8 key dev~ce parameters, based on the results of the screenlng 
experiment In order to generate the response surfaces, we have used a h~ghly fract~onated 3 level 
Face Centered Central Composite (FCCC) DOE T h ~ s  w ~ l l  cut down the number of process/devlce 
s~mulations to 1045 compared to 31°=59049 for the full factonal case Each of the resultmg second 
order models, whlch are In the form of truncated Taylor's serles for 10 vanables have 66 terms 
The model is able to capture the 2nd order cross Interaction of the Input vanables The models are 
verlfied by performing MC s~mulat~ons to compare the d~smbutlons generated by the model versus 
the dlstrtbut~ons generated by the 10 slgnlficant parameters based procesddevlce s~mulat~ons We 
observe that the model IS able to capture the trends In the process falrly well Uslng these models, 
response surfaces for output parameters can be generated to galn lnslght into the process control 
targets to real~ze certaln objectives The Response-Surface-Analysis (RSA) 1s performed for each 
dev~ce parameters uslng thelr respectwe models to draw useful conclus~ons 
Since the var~abll~ty 1s lncreaslng wlth the feature slze reduct~on due to technology scal- 
Ing, ~t becomes especially lmportant to charactenze the effect of new processes and new transistor 
structure on vanab~l~ty In thls context we have compared the conventional dual poly gate CMOS 
dev~ces w~th m~dgap metal gate (smgle gate for NMOSIPMOS) and bandedge metal gate (different 
gates for NMOSIPMOS) structures In chapter 6 T h ~ s  comparison 1s done from the perspective of 
h~gh performance d~g~tal  appllcat~on as well as mixed-s~gnallanalog appl~cations When Implant 
dose vanations and the gate length vanations are comblned together, the mldgap metal gate struc- 
ture outperforms the other structures for h~gh performance d~gltal appllcat~ons The m~dgap metal 
gate results In fastest Inverter c ~ r c u ~ t  and the delay vanatlon IS comparable to the poly gate The 
bandedge structure y~elds the lowest vanabllrty Typically the analog blocks are des~gned uslng 
larger gate length translstors to mlnimlze var~ab~l~ty Hence ~t IS Important to charactenze analog 
metrlcs for larger lengths The mldgap metal gate structure shows a stronger dependence ofthresh- 
old voltage K on channel length Thls 1s expected slnce the work functlon drfference contr~butes 
ident~cally to short and long channel translstors Hence the transconductance at longer lengths will 
be lower for m~dgap metal gate However for L, > 0 25pm the percentage varlatlon In K for 
m~dgap metal gate IS lower than the other structures Also the output resrstance and lntnnslc garn 
1s the hlghest for the mldgap metal gate structures 
